Abstract: High-Level Synthesis (HLS) tools convert C/C++ design code into Hardware Description Language (HDL) code automatically, which are often used for Field Programmable Gate Array (FPGA) design.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results